Efficient Multilevel Cache Design for Solid State Drive’s

Bakhtiar Kasi, Mumraiz Kasi, Riaz UlAmin


Flash memory-based Solid-State Drives (SSDs) are becoming popular as the storage media in domains ranging from laptops and embedded systems to enterprise-scale storage systems. The main reasons are SSDs durability and low energy consumption. Performance behavior of SSDs differs from those of magnetic disks. However, SSDs possess poor random write performance because of the erase-before-write problem. The cache memory has multiple novel features including advanced support for performance monitoring, data pre-fetching, and coherency. In this research, we have incorporated multi-level caching with solid-state drives. We evaluated our technique using the standard state-of-the-art DiskSim simulator. We found a significant reduction in number of writes with multi-level caching. The overhead was comparable.


SSD; Cache; Multilevel; DiskSim; LRU

Full Text:



Dumitru, D. (2007, Aug 16). esayco-flashperformance-art.pdf. Retrieved from http://managedflash.com/news/papers/easyco-flashperformance-art.pdf

[23]Ssd extension for disksim simulation environment. (2009, March 6). Retrieved from http://research.microsoft.com/en-us/downloads/b41019e2-1d2b-44d8-b512-ba35ab814cd4/

]Bucy, J, Schindler, J, Schlosser, S, & Ganger, G. (2010, October 28). The disksim simulation environment (v4.0). Retrieved from http://www.pdl.cmu.edu/DiskSim/

J. L. Hennessy and D. A. Patterson. Computer architecture: a quantitative approach, 4th Edition. Morgan Kaufmann, Amsterdam, Boston, 2006

N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. Design tradeoffs for SSD Performance. In ATC'08: USENIX 2008 Annual Technical Conference on Annual Technical Conference, pages 57{70, Berkeley, CA, USA, 2008.USENIX Association.

Gal, E, & Toledo, S. (2005). Algorithms and data structures for flash memories. ACM Computing Surveys (CSUR), 37(2),

Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo. Endurance enhancement of Flash-memory Storage Systems: Ancient static wear leveling design. In DAC '07: Proceedings of the 44th annual Design Automation Conference, pages 212{217, New York, NY, USA, 2007. ACM.

"Huang, M, Serres, O, Narayana, V, El-Ghazawi, T, & Newby, G. (2010). "Efficient cache design for solid-state drives". Proceedings of the Proceedings of the 7th acm international conference on computing frontiers Bertinoro, Italy".

H. Dai, M. Neufeld, and R. Han. ELF: An Efficient Log-structured Flash File System for Micro Sensor Nodes. In SenSys '04: Proceedings of the 2nd International Conference on Embedded Networked Sensor Systems, pages 176{187, New York, NY, USA,2004. ACM.

realssd_c200_1_8.pdf. (2007). Retrieved from http://download.micron.com/pdf/datasheets/realssd/realssd_c200_1_8.pdf

C. Park, W. Cheon, J. Kang, K. Roh, W. Cho, and J.-S. Kim. A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications. ACM Transactions on Embedded Computing Systems (TECS), 7(4):38:1–38:23

Kim, J, Kim, J, Noh, S, Min, S, & Cho, Y. (2002). A space-efficient flash translation layer for compact flash systems . Consumer Electronics, IEEE Transactions, 48(2), 366-375.

N. Mielke, T. Marquart, N. Wu, J. Kessenich, H. Belgal, E. Schares, F. Trivedi, E. Goodness, and L. R. Nevill. Bit error rate in NAND Flash memories. In IEEE International Reliability Physics Symposium (IRPS), pages 9–19, April 2008.

Atsuo Kawaguchi, Shingo Nishioka, and Hiroshi Motoda. A flash-memory based file system.

In USENIX Winter, pages 155-164, 1995.

SSFDC Forum. SmartMedia Specification. http://www.ssfdc.or.jp

Jian Hu, Hong Jiang, Lei Tian, Lei Xu, "PUD-LRU: An Erase-Efficient Write Buffer Management Algorithm for Flash Memory SSD," mascots, pp.69-78, 2010 18th Annual IEEE/ACM International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, 2010.

Park, S, Jung, D, Kang, J, Kim, J, & Lee, J. (2006). CFLRU: a replacement algorithm for flash memory. Proceedings of the Cases '06 proceedings of the 2006 international conference on compilers, architecture and synthesis for embedded systems Scottsdale, AZ

T. Kgil, D. Roberts, and T. Mudge. Improving NAND Flash Based Disk Caches. In ISCA '08: Proceedings of the 35th Annual International Symposium on Computer Architecture

H. Kim and S. Ahn. BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage. In M. Baker and E. Riedel, editors, Conference on File and Storage Technologies: FAST, pages 239{252. USENIX, 2008

M-Systems. Two Technologies Compared: NOR vs. NAND. White Paper, http://www.dataio.com/pdf/NAND/MSystems/MSystems_NOR_vs_NAND.pdf, 2003.

Samsung Corporation. K9XXG08XXM Flash Memory Specification. http://www.samsung.com/global/system/business/semiconductor/product/2007/6/11/NANDFlash/SLC_LargeBlock/8Gbit/K9F8G08U0M/ds_k9f8g08x0m_rev10.pdf, 2007.

Design Tradeoffs for SSD Performance”, Nitin Agrawal, Vijayan Prabhakaran, Ted Wobber, John D. Davis, Mark Manasse, Rina Panigrahy. Usenix Annual Technical Conference (USENIX '08), June 08, Boston, MA.

IOzone Filesystem Benchmark http://www.iozone.org

Creative Commons License
Journal of Applied and Emerging Sciences by BUITEMS is licensed under a Creative Commons Attribution 4.0 International License.
Based on a work at www.buitms.edu.pk.
Permissions beyond the scope of this license may be available at http://journal.buitms.edu.pk/j/index.php/bj

Contacts | Feedback
© 2002-2014 BUITEMS